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The availability of a universal quantum computer will have fundamental impact on a vast number
of research fields and society as a whole. An increasingly large scientific and industrial commu-
nity is working towards the realization of such a device. An arbitrarily large quantum computer
is best constructed using a modular approach. We present a blueprint for a trapped-ion based
scalable quantum computer module which makes it possible to create a scalable quantum computer
architecture based on long-wavelength radiation quantum gates. The modules control all opera-
tions as stand-alone units, are constructed using silicon microfabrication techniques and they are
within reach of current technology. To perform the required quantum computations, the modules
make use of long-wavelength-radiation based quantum gate technology. To scale this microwave
quantum computer architecture to an arbitrary size we present a fully scalable design that makes
use of ion transport between different modules, thereby allowing arbitrarily many modules to be
connected to construct a large-scale device. A high-error-threshold surface error correction code can
be implemented in the proposed architecture to execute fault-tolerant operations. With only minor
adjustments the proposed modules are also suitable for alternative trapped-ion quantum computer
architectures, such as schemes using photonic interconnects.
INTRODUCTION
Trapped atomic ions are a very promising candidate
for the realization of a universal quantum computer hav-
ing demonstrated robust, high-fidelity state preparation
[1–3] and readout [2, 4], high-fidelity universal gate op-
erations [2, 5, 6] and long qubit coherence times [2, 7].
The concept of using ion transport on microfabricated
trap arrays to realize an ion trap quantum computer was
proposed by Kielpinski et al. [8]. Developing a compre-
hensive quantum computing architecture with trapped
ions has since attracted a lot of interest. Recently, an
approach addressing this was developed by Monroe et
al. [9, 10], where ion trap modules, also called ele-
mentary logic units (ELUs), are photonically intercon-
nected using commercial fibres and optical crossconnect
switches. This proposal demonstrates that going from
one to many modules is within reach of current technol-
ogy and thereby provides an interesting path to a large-
scale ion trap quantum computer. Theoretical investi-
gations of this approach have shown that it can be used
for fault-tolerant quantum computing even in the pres-
ence of noisy and lossy links [10] when combined with
entanglement purification [11].
An important challenge towards building a large-scale
trapped-ion quantum computer still remains: the devel-
opment of a detailed blueprint for the individual modules
which need to be capable of performing all required fun-
damental quantum operations and ideally act as a stand-
alone small-scale quantum processor. Each module must
also offer efficient connections with additional modules
to create a universal quantum computer architecture.
In previously proposed trapped-ion quantum comput-
ing architectures, modules are powered by laser-driven
single and multi-qubit gates. However, the vast amount
of individually controlled and stabilized laser beams re-
quired in such an architecture would make the required
engineering to build a large-scale quantum computer
challenging. Here we propose an architecture which is
based on a concept involving global long-wavelength ra-
diation and locally applied magnetic fields [12]. The gate
interactions are based on a mechanism first proposed by
Mintert and Wunderlich in 2001 [13] making use of mag-
netic field gradients within dedicated gate zones. Only
global laser light sheets are required for loading, Doppler
cooling and state preparation and readout of ions, while
laser driven quantum gates requiring careful alignment in
each gate zone are not required in our approach. Large
scale quantum computers, that rely on laser gates and are
capable of solving classically intractable problems may
require millions of individual laser beams that have to be
precisely aligned with respect to individual entanglement
regions and need to be individually controlled. In our
microwave-based architecture all laser fields except the
readout beams are supplied as sheets and do not have to
be precisely aligned or individually controlled.
We present the blueprint for a scalable microwave
trapped-ion quantum computer module, which is based
on today’s silicon semiconductor and ion trap technol-
ogy. The modules, driven by global laser and microwave
fields, perform ion loading, ion shuttling, generate locally
addressable magnetic fields as well as magnetic field gra-
dients to perform single and multi-qubit gates and feature
on-chip photo detectors for state readout. All gate, shut-
tling and state readout operations are controlled by on-
chip electronics and a cooling system is integrated into
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2the module to allow for efficient temperature manage-
ment. Each module, when placed in an ultra-high vac-
uum system and powered by global laser and microwave
fields operates as a modular stand-alone quantum com-
puter.
Architectures based on photonic interconnects have
great potential for scaling up quantum computing [9, 10],
however the interaction rate between modules and there-
fore the speed of a computer based on these is typically
slow [14] compared to the execution time of other quan-
tum operations [2, 4, 15]. We propose an alternative
method of scaling to a large number of modules based
on technology which aligns modules next to each other,
enabling ion transport between adjacent modules. A
universal two-dimensional architecture is formed by fast
transport [16, 17] of qubits from one module to adjacent
modules. A suitable high-error-threshold error correc-
tion code that only relies on nearest-neighbour interac-
tions was developed by Fowler et al. [18] and can be
implemented using this architecture.
The addition of photonic interconnect regions consti-
tutes only a minor adjustment to this blueprint, therefore
our microwave trapped-ion quantum computer modules
can also be connected using photonic interconnects mak-
ing the modules useful for alternative architectures pro-
posed so far [9, 10].
Our manuscript is structured as follows. A brief
overview of microwave-based quantum operations is
given in Sec. II. The blueprint for individual quantum
computer modules is provided in Sec. III. In Sec. IV
we discuss how modules can be connected and used to
create a universal quantum computer of arbitrary size.
In Sec. V the implementation of the surface error cor-
rection code within this architecture is discussed and the
execution of a 2048 and 1024 bit number Shor factoring
algorithm is described, identifying appropriate resources
and resulting specifications.
MICROWAVE-BASED QUANTUM GATES
Single- and multi-qubit gates, executed with high-
fidelity, are essential building blocks of a universal quan-
tum computer. For trapped-ion quantum computing, in-
ternal states of atomic ions serve as qubits, while the
Coulomb interaction between closely spaced ions makes
conditional quantum gates with two or more qubits possi-
ble [1]. In order to couple the dynamics of internal qubit
states and motional states, and thus implement multi-
qubit gate operations, precisely aligned laser beams have
predominantly been used. This has lead to the experi-
mental demonstrations of multi-qubit gates with up to
14 ions [19] and the demonstration of a two-qubit gate
in the fault-tolerant regime [15]. Nevertheless, there are
challenges with the above implementations when trying
to scale them up to a large number of qubits and when
trying to increase the gate fidelity further to reduce the
overall system size. Technical challenges when operating
the large number of laser beams required for a large-scale
quantum computer system include intensity- and phase
fluctuations, frequency drifts of the laser output, micron-
precise beam alignment, beam pointing instabilities and
non-perfect beam quality. In addition to the technical
challenges, off-resonant coupling to states outside of the
qubit subspace when using Raman beams can pose an
additional challenge.
A promising solution to the stability and scalability
challenges that come with using lasers to implement
large-scale multi-qubit gate operations was proposed by
Mintert and Wunderlich in 2001 [13] and makes use of mi-
crowave radiation in conjunction with a static magnetic
field gradient. Microwave radiation has since been used
to perform single qubit gates with unprecedented fidelity
[2, 20], featuring an error per gate as low as 10−6 [2] and
when combined with locally adjustable magnetic fields or
magnetic field gradients, individual addressing of closely
spaced ions has been demonstrated with crosstalk as low
as 10−5 [21].
Coupling between internal states of trapped ions and
their motion, necessary for multi-qubit gates, is induced
by electromagnetic radiation. Due to the long wavelength
(on the order of centimetres) this coupling is vanishingly
small for free-running microwaves and is, thus, not use-
ful on its own for multi-qubit gate operations. However,
when adding a static magnetic field gradient, which ex-
erts a force due to the magnetic moment associated with
the qubit states of the trapped ion, multi-qubit gates can
indeed be implemented [13]. Such magnetic field gradi-
ent induced coupling was first used to implement a two-
qubit gate between nearest and non-nearest neighbours
by Khromova et al. [22].
Besides using a static magnetic field gradient to im-
plement multi-qubit gates, one can also make use of mi-
crowave near-field gradients [23] which has been demon-
strated in the pioneering work of Ospelkaus et al. [24].
A challenge when using the static magnetic field gra-
dient scheme stems from the requirement of the qubit to
be made up of at least one magnetic field sensitive state.
This limits the achievable coherence time and gate fideli-
ties due to uncontrolled magnetic field fluctuations [22]
and measures have to be taken to shield or compensate
these fluctuations. An efficient method of obtaining a
qubit which is robust against magnetic field noise is by
making use of microwave dressed-states [7, 25]. These
dressed-states have been shown to exhibit a coherence
time three orders of magnitude longer compared to bare
magnetic field sensitive qubit states and have already
been combined with a static magnetic field gradient to
cool a single ion to the quantum ground-state of motion
using long-wavelength radiation [26]. Using such dressed
states that give rise to quantum-engineered clock states,
a high-fidelity two-qubit gate has recently been demon-
3strated [12] with the method being capable of producing
fault-tolerant quantum gates.
We note that recent work has shown the possibility to
cancel the carrier transition during two-qubit gate op-
erations which is expected to permit much faster gates
[7, 27]. For the design of a scalable quantum computer
module it is highly advantageous to be able to rely on the
matured and commercially developed field of microwave
engineering, allowing stable microwave and RF fields to
be generated at comparably low cost and, for a typical
user, with a fraction of the complexity of laser systems.
Furthermore, microwave radiation can naturally address
a large spatial volume, making it very useful when scaling
a given operation to many ions.
Static magnetic field gradient induced couplings based
on the approach outlined in Ref. [12] will therefore be
used as a basis for two-qubit gate operations within in-
dividual modules described here.
DESCRIPTION OF INDIVIDUAL QUANTUM
COMPUTER MODULES
We propose a blueprint for a scalable quantum
computer module, which makes use of the discussed
microwave-based multi-qubit gate scheme and is fabri-
cated using silicon microfabrication technology. Each
module is a unit cell for a large-scale quantum computer
and features microfabricated ion trap X-junction arrays
[28–30]. In each X-junction two or more ions are trapped
and feature up to three different zones, as shown in Fig. 1,
which include a microwave-based gate zone, a state read-
out zone and a loading zone. Once an ion is trapped
in the loading zone, high-fidelity ion shuttling operations
[16, 31] transfer the ion to the gate zone. There, ions
can be individually addressed using locally adjustable
magnetic fields and entangled using static magnetic field
gradients in conjunction with global microwave and RF
fields. When the state of the qubit needs to be detected
the ion is transferred to the readout zone, where global
laser fields and on-chip photo detectors are used for state
readout. A second ion species is used to sympathet-
ically cool the qubit ion without affecting its internal
states [32]. All coherent quantum operations are per-
formed and controlled by on-chip electronics relying only
on global microwave fields. In our microwave-based archi-
tecture laser light is only required for state preparation
and detection and sympathetic cooling. The required
laser beams do not have to be precisely aligned or indi-
vidually controlled.
The design of the X-junction, individual zones, control
electronic, cooling and alignment system of the modules
will be described in detail in the next paragraphs. We
start with the ion trap X-junction and its arms, which
constitute the unit cell of the modules and are the core
element of the proposed architecture. The gate, detec-
FIG. 1. X-junction featuring multiple zones, including a
loading zone (marked red) in selected junctions. Multi-qubit
gates are performed after bringing two or more ions (green)
together in the gate zone (marked green). The gates are per-
formed by applying a static magnetic field gradient produced
by current wires placed underneath the electrodes. State
readout is carried out in the readout zone (marked blue) using
global laser fields and photo detectors placed underneath the
electrodes.
tion and loading zones, which are placed in the arms
of the junction and an optimized design of the junction
electrode geometry, which allows for fast high-fidelity ion
shuttling and separation are essential for the operation
of the modules. High-fidelity shuttling through junctions
requires a highly optimized electrode geometry [31, 33].
An example for such a junction geometry including its
arms is shown in Fig. 1, featuring minimal RF barrier and
barrier gradient shown in Fig. 2. The optimized electrode
geometry is combined with static voltage electrodes de-
signed for fast and efficient ion shuttling and separation
[34]. The RF barrier of the highly optimized X-junction
was simulated to be on the order of 0.15 meV for a trap
depth of ∼80 meV and an ion height of 100 µm. High-
fidelity shuttling through X-junctions in a surface trap
with similar barrier has been successfully demonstrated
[31]. We propose to use fast ion shuttling through the
junction, similar to the work presented in [16, 17] and
fast ion separation demonstrated in [16, 35] to achieve a
fast quantum computer cycle time.
Decoherence that would be caused by transferring
ions through strong magnetic field gradients required for
microwave-based quantum gates is avoided by globally
turning off the gradient fields during shuttling opera-
tions. Remaining spatially varying magnetic fields are
compensated for by mapping the magnetic fields in the
junctions. Slow variations of the global magnetic field
4FIG. 2. (a) Illustration of the RF pseudopotential at the ion
height of the proposed optimised X-junction geometry and
(b) the RF barrier when moving along the RF nill in the z
direction.
can be detected using dedicated ions at various posi-
tions across the module [36] and compensated using local
magnetic field coils, which will be described in more de-
tail later. Static voltage electrodes are connected using
proven and developed vertical interconnect access (VIA)
and buried wire technologies [30]. Additionally, a struc-
tured ground plane layer is used to avoid exposed di-
electrics. The microfabricated conductive and insulating
layers are placed on a high resistivity (HR) silicon sub-
strate exhibiting minimal RF losses. The resulting layer
structure is shown in Fig. 3. Using through-silicon verti-
cal interconnect access (TSV) structures, connections to
the static and RF electrodes are made from the back of
the structure holding the X-junction. The electronic con-
trol systems generating the static and RF voltages will be
described in more detail in the electronic control section
below.
Initial loading of ions and replacement of lost ions is
performed using the loading zones placed in one arm of
FIG. 3. Layer structure of the ion trap chip consisting of
highly resistive silicon substrate (HR silicon) and copper cur-
rent wires embedded in the silicon. Conductive and insulat-
ing layers form buried wires, vertical interconnects (VIAs),
through-silicon vias (TSVs) and electrodes.
the X-junction close to the edge of each module. Back-
side loading zones require a global ionization laser beam
in combination with an atomic flux originating from the
back of the substrate, commonly known as backside load-
ing [37]. The atomic flux is generated by an atomic
oven passing through slots fabricated into the silicon
substrate and carefully designed centre segmented elec-
trodes, shown in Fig. 1. When an ion is lost from a par-
ticular position within a module a new ion is trapped and
all ions placed between the position of the lost ion and
the loading zone are shifted by one position, requiring
only single shuttling sequences.
In another arm of the optimized X-junction a gate zone
is located that features a strong magnetic field gradi-
ent and an adjustable local magnetic field offset. The
required magnetic field gradients and fields are gener-
ated using current carrying wires and coils embedded in
the silicon substrate as shown in Fig. 4. Large static
magnetic field gradients of 150 T/m at the ions position
(100 µm above the electrode surface) are used for fast,
high-fidelity microwave gates. To generate these gradi-
ents a current of ∼10 A is passed through each copper
wire. Conductivity and cooling of the silicon substrate
and copper wires will be discussed in detail in the cooling
system description below. The strong magnetic field gra-
dients work in combination with global long-wavelength
radiation fields to perform multi-qubit gates in parallel
in the entire quantum computer architecture following
the method proposed in Ref. [12]. Here the correla-
tion between the number of ions and number of required
gate fields vanishes. Therefore, instead of requiring thou-
sands or even millions of individually controllable laser
or microwave fields, the method used here only requires
a handful of global microwave fields originating from
5emitters periodically placed within the vacuum chambers
to implement the required quantum logic on arbitrarily
many ions. This scaling method can be implemented us-
ing two different approaches. The first involves making
use of the already present static magnetic field gradient
in the gate zone, where the ions can be shuttled along
this gradient to change the ions offset magnetic field,
thereby bringing the qubit frequency into resonance with
the global microwave fields of choice to perform the de-
sired single or multi-qubit gate. The alternative approach
involves using local B-field coils to bring the qubit into
resonance. Since the proposed architecture already fea-
tures local offset coils used to adjust the magnetic field
in each gate zone and to compensate slow variations of
the local magnetic field, we will focus on the latter ap-
proach to shift qubits in and out of resonance with global
radiation fields.
The local local B-field coils are placed underneath each
gate zone and are shown in Fig. 4. In order to ensure that
they can be used to shift ions in and out of resonance with
multiple global microwave fields a fast control system is
implemented. The on-chip control electronics is based
on digital to analogue converters (DACs) which control
the currents applied to the coils with 16 bit precision
and an update rate of >1 MHz. Required microwave fre-
quencies for the global fields are generated by commer-
cial frequency generators and amplifiers supply the signal
with sufficient amplitude to emitters inside the system.
The gate zones then perform all quantum operations con-
trolled by in-vacuum electronics and powered by global
long-wavelength radiation fields.
FIG. 4. Illustration showing an isometric view of the two
main gradient wires placed underneath each gate zone. Short
wires are placed locally underneath each gate zone to form
coils, which compensate for slowly varying magnetic fields
and allow for individual addressing. The wire configuration
in each zone can be seen in more detail in the inset.
To detect the quantum state of the ions after perform-
ing single and multi-qubit gates, readout zones are incor-
porated into another arm of the X-junction as shown in
Fig. 1. In the readout zone, multiple centre segmented
electrodes are made of indium tin oxide (ITO) instead
of gold. ITO is highly UV transparent and allows the
light emitted from an ion placed above the zone to pass
through the electrodes. Photodetectors are fabricated
onto the silicon substrate and separated from the elec-
trodes by a highly UV transparent dielectric layer, similar
to the concept presented in [38] and shown in Fig. 5. VIA
wall structures are used to prevent optical crosstalk from
neighbouring readout zones. Commercial silicon based
microfabricated photon counters (Hamamatsu S12571-
100, multi-pixel photon counters, MPCCs) reach quan-
tum efficiencies of ∼30% and are compatible with the
proposed silicon substrate. When cooled to 77 K they
also show a reduction of dark count rate on the order of
105, to ∼1 Hz [39].
FIG. 5. Silicon photo detector (marked green) embedded in
the silicon substrate, transparent centre segmented electrodes
and possible detection angle are shown. VIA structures are
used to prevent optical crosstalk from neighbouring readout
zones.
The total photon detection efficiency of this detection
setup will be on the order of 2% considering an 80% trans-
mission rate of the ITO and dielectric layer and collection
efficiency of ∼10%. The detection efficiency and dark
count rate are comparable to the values given in [4] and
a similar state readout fidelity on the order of 99.9% for
a detection window of 25 µs can therefore be expected
for this setup.
State readout operations will have to be performed
many times during error corrected logical qubit opera-
tions. To preserve the state of physical qubits perform-
ing these operations, only ions placed inside the readout
zones are illuminated while ions placed in the gate zones
are not. Readout and gate zones are placed in perpendic-
ular arms of junctions, as shown in Fig. 1. Global laser
6beams are steered parallel to and between the gate zone
arms, which are separated by 2.5 mm, only addressing
the ions in the readout zones shown in Fig. 5. The re-
quired accuracy of the beam steering is readily achieved
using in-vacuum optics.
The X-junction structures equipped with the zones dis-
cussed, occupy an area of 2.5 × 2.5 mm2 and can be
fabricated in very large numbers on a silicon wafer to
form the scalable quantum computer module. A total of
1296 individual X-junctions can be monolithically fabri-
cated onto 90× 90 mm2 silicon wafer pieces, compatible
with standard 150mm wafer sizes. If all these X-junctions
are electrically connected together, the capacitance and
power dissipation will become too large to be driven with
a standard helical resonator of high quality factor [40].
Simulations performed using the ADS software tool
(Advanced Design System by Keysight Technologies)
show that by connecting 6×6 junctions together to form
an electrical submodule, the capacitance can be kept be-
low 80 pF and a quality factor of Q> 200 is achievable
using a compact helical resonator of ∼15 mm diameter.
An additional requirement to achieve a high quality fac-
tor is to use a low RF loss substrate. Therefore a highly
resistive (HR) silicon substrate with a bulk resistivity of
50 kΩcm was assumed for these simulations. Compact
resonators are placed inside the system underneath the
module and connected with shielded cables to the electri-
cal submodules. All resonators are attached to the same
frequency source and the resonant circuits are tuned into
resonance with the frequency source using variable ca-
pacitors. Close proximity of the resonators to the elec-
tric sections and careful design of the wiring should result
in a negligible phase difference between RF electrodes of
different electrical sections.
Each electrical submodule features 1224 static volt-
age electrodes and 108 individual local gradient current
wires. The required static voltages and currents are sup-
plied by DACs inside the vacuum system similar to the
concept presented in [41]. DACs are fabricated on sepa-
rate silicon substrates, which are attached to the ion trap
substrate using TSV and wafer-stacking [42] technology.
Each wafer layer features 4 DACs with 160 analogue out-
puts in total (the DAC AD5370 has sufficient outputs and
was used as an example, but a modified version will be
required that operates at higher update rates) and com-
bined with the required TSV and RC filters occupy an
area of no more than 15 × 15 mm2. Generating enough
analogue outputs requires a total of 9 wafer layers that
will be stacked together. An additional layer is used to
house an electronic control unit, which controls the in-
vacuum DACs and detection system.
Each scalable quantum computer modules is made up
of 6× 6 electrical submodules, fabricated onto a 90× 90
mm2 HR silicon wafer piece. The module is controlled
by on-chip electronics and performs the required quan-
tum operations using magnetic field gradients, local mag-
netic fields and global laser and microwave fields. Embed-
ded copper wires generating the magnetic field gradients,
shown in Fig. 4, are routed in such a way that only 4 high
current connections are required per module.
Passing large currents of 10 A through wires with a
small cross-section (∼ 30 × 60 µm2) makes it essen-
tial that the resultant heat is efficiently distributed and
transported away from the modules. In addition, the
power dissipated by the ion trap structure and the in-
vacuum electronics needs to also be transported away
from the modules. Melting of the wire structures can be
avoided by cooling the silicon substrates to below 100 K,
which results in an extremely high thermal conductivity
(κ >1000 W/(mm2·K) of silicon [43] and an increase of
the copper conductivity by a factor of 10 [44]. To esti-
mate the temperature of the copper wires in this design
the total heat output per module has to be calculated.
Considering the heat generated by the copper wires, RF
dissipation in the trap structure and power dissipation
of the on-chip electronics, a maximum heat output per
module is estimated to be on the order of 1000 W, which
is equal to 0.12 W/mm2 and less than a modern com-
puter processer unit (Intel Ivy Bridge 4C has a power
dissipation of ∼0.5 W/mm2). A detailed calculation will
be given in the ”Supplementary Materials” section. The
assumed heat output is likely to be significantly lower
as the power dissipation of on-chip electronics and ion
trap structures are estimated for room temperature. To
efficiently remove the heat from the modules a liquid ni-
trogen microchannel cooler is integrated into the back
wafer of the modules. Deep trenches are etched into the
backside of the last wafer forming channels through which
liquid nitrogen is passed. The channels are covered using
an additional silicon wafer. Fabricating the entire module
including the liquid cooler out of silicon prevents addi-
tional stress and wafer-bow arising from different thermal
expansion coefficients.
A similar microchannel cooler has been shown to
achieve a heat transfer coefficient of >0.1 W/(mm2·K)
[45], which is sufficient for this system. Based on the total
heat dissipation, thermal conductivity of silicon wafers
and copper interconnects, the thermal gradient between
the copper wires and the coolant through the multi-wafer
package and microchannel cooler will be only ∼2 K, pre-
venting the copper wires from melting. Liquid nitrogen,
which is cooled from 77 K to 65 K to prevent boiling in-
side the microchannel cooler, will be used as coolant and
is supplied to the modules using multiple UHV compat-
ible flexible steel tubes. Continuous flow liquid nitrogen
coolers are commonly used for detectors and if designed
correctly introduce minimal vibrations to the system [46].
Each of these modules can work as a stand-alone
small-scale quantum processer module featuring 1296 X-
junctions. If one wants to perform a computationally
hard problem, such as Shor factorizing a 2048 bit num-
ber a much larger architecture, consisting of many mod-
7FIG. 6. One module consisting of 36 x 36 junctions placed on
the supporting steel frame structure: Nine wafers containing
the required DACs and control electronics are placed between
the wafer holding 36 x 36 junctions and the microchannel
cooler (red layer) providing the cooling. X-Y-Z piezo actua-
tors are placed in the four corners on top of the steel frame
allowing for accurate alignment of the module. Flexible elec-
tric wires supply voltages, currents and control signals to the
DACs and control electronics. Coolant is supplied to the mi-
crochannel cooler layer via two flexible steel tubes placed in
the centre of the modules.
ules will be required. Each module will have to be in-
terfaced with each other to create a universal quantum
computer architecture. The approach presented by Mon-
roe et al. [9] makes use of photonic interconnects and
commercial fibres to interface arbitrarily many modules.
Fibre switches can then be used to connect any module
with any other module in the architecture. This approach
has great potential, but the performance of such a sys-
tem is currently limited by the interaction rate between
modules [14], which is typically much slower than other
quantum operations [2, 4, 15] performed by the modules.
SCALING MODULES TO A UNIVERSAL
QUANTUM COMPUTER ARCHITECTURE
We propose an alternative scheme that does not rely
on photonic interconnects and is therefore not limited by
the interaction rate of these. In our approach, modules
are designed in such a way that ions can be directly shut-
tled from one module to another. RF and static voltage
electrodes thus need to be fabricated all the way to the
edge of the modules so that the electric fields confining
the ions reach beyond the edges. The modules must also
be accurately aligned so that two neighbouring modules
create an overlapping electric field. If such an electric
field can be created, ions can be shuttled from one mod-
ule to another.
The resulting two-dimensional module array will fea-
ture fast interaction rates between nearest-neighbour
modules without the need of a special photonic inter-
connect system. The challenging part of this scheme is
to accurately align all modules to each other to prevent
large barriers or interruptions of the overlapping electric
fields to occur.
We have performed boundary element method (BEM)
electric field simulations of three dimensional trap struc-
tures to investigate the feasibility of shuttling ions from
one module to another taking into account the possible
misalignments between adjacent modules. We have anal-
ysed the electric potential and RF barrier caused by RF
rails misaligned in different directions and magnitude.
Results of the simulations show that an RF barrier oc-
curs, similar to that found in the centre of an X-junction.
In the case of a misalignment in all three axes by ≤10
µm, the simulated RF barrier was found to be ∼0.2 meV,
as shown in Fig. 7, for a trap depth of ∼100 meV and an
ion height of 100 µm. The barrier of 0.2 meV is of similar
height to the one found in our optimized X-junction cen-
tre and the one presented in Ref. [31], where high-fidelity
shuttling was successfully demonstrated. Shuttling fideli-
ties comparable or higher than through the X-junction
centres can therefore be expected if the RF voltages ap-
plied to both modules show no significant phase or fre-
quency difference and the neighbouring modules can be
aligned with ≤10 µm accuracy.
As discussed in the previous section, all resonators pro-
viding the RF voltages to the modules are connected to
the same frequency source. In addition all modules fea-
ture the same path length and impedance of the coaxial
connections from the resonators to the RF electrodes.
This will result in a negligible RF phase difference of
the electric fields generated by adjacent modules, which
could otherwise weaken the trap depth at the intersection
between modules.
To achieve an alignment of the modules with ≤10 µm
accuracy in three dimensions, precision machined steel
frames are mounted inside the vacuum chambers. The
planarized top surface of the steel frames is characterised
using an interferometric measurement system and mod-
ules are mounted on the surface using a high precision die
bonder tool. To increase the alignment accuracy and to
allow for drift compensation multiple UHV and cryogenic
compatible X-Y-Z piezo actuators are placed between the
bottom of each module and the top of the steel frames.
The illustration in Fig. 6 shows a pictorial representation
of a single module of the scalable architecture including
required connections and attached piezos on top of a steel
frame.
The exact positions of the modules are determined us-
ing microfabricated diffraction gratings on the front of
the modules in combination with a laser measurement
system. The alignment system determines the position
of neighbouring modules and corrects for misalignment
using the piezo actuators and if required the die bon-
der tool. The requirements for the high-precision po-
8FIG. 7. (a) Illustration of two modules misaligned in the x-y-z
axes by 10 µm each and the corresponding RF pseudopoten-
tial (b) at the ion height. The resulting RF barrier (c) when
moving along the RF nill in the z direction is given in meV.
sition measurement system and the module placement
are three orders of magnitude less demanding than what
is currently achieved by a lithography stepper systems,
where 3-5 nm alignment precision of large wafer stages
in vacuum is routinely achieved (ASML TWINSCAN
NXE:3300B).
The discussed alignment capability would be severely
hindered if the modules are strongly warped in random
directions or the edges of the modules are not precisely
fabricated. Due to the large thickness of the silicon wafer
modules (on the order of 10 mm) negligible wafer bow
is expected and the bow will also be characterized for
all modules before assembly. The edges of the modules
are created using-high resolution photolithography and
anisotropic dry etching (Bosch process). These process
steps, which are commonly used in the microfabrication
of microchips and MEMS devices, reach sub µm precision
and will not limit the alignment capabilities. In addition
only the top wafer carrying the ion trap structures will
feature the full footprint size of the module, all other
wafers, containing control and detection electronics and
cooler will have a slightly smaller footprint.
The discussed steel frames are accurately placed inside
large octagonal shaped UHV chambers (∼ 4.5 × 4.5 m2
large), which feature viewports on the sides and top to al-
low for optical access, as shown in Fig. 8. Imaging, beam
shaping and guiding the laser light fields above the trap
surfaces is achieved using in-vacuum optics. Each cham-
ber also incorporates all required feedthroughs for cur-
rents, static voltages, RF and microwave signals, coolant
and digital control signals. In addition, the chambers are
equipped with liquid nitrogen cooled heat shields and a
variety of vacuum pumps to create an ultra-high vacuum
environment. Multiple chambers can be directly attached
together creating a modular universal quantum computer
of arbitrary size. Each chamber shown in Fig. 8 can hold
≥ 2.2 million individual junctions.
FIG. 8. Schematic of octagonal UHV chambers connected
together, each chamber is 4.5x4.5 m2 large and can hold >
2.2 million individual X-junctions placed on steel frames.
SURFACE ERROR CORRECTION CODE
Performing computationally hard problems using a
quantum computer, such as prime factoring of a 2048 bit
number, requires logical operations to be performed with
9a much lower error rate than achievable by any potential
quantum system and will prohibit a successful outcome
of such a computation. Quantum error correction, which
uses multiple physical qubits to create logical qubits with
a much lower error rate, is thus a necessity for scalable
quantum computing. Following the pioneering work by
Steane [47] and Shor [48], a variety of different error cor-
rection strategies have been developed. In the original
proposals, logical qubits were encoded in a number of
physical qubits using special code word states that al-
low identification and fixing of errors (occurring on sin-
gle physical qubits) without destroying the logical qubit
states. These codes require the error probabilities as-
sociated with each operation on the physical qubits to
be below a very challenging threshold for the error code
to work and even lower error rates (of order 10−5, [47])
for a practical implementation with manageable resource
requirements.
Since then, schemes have been developed that can tol-
erate much larger error probabilities, but rely on the
coding of logical qubits in a larger number of physical
qubits compared to the previously discussed error cor-
rection codes. One such scheme is the surface error cor-
rection code described by Fowler et al. [49], which tol-
erates gate error probabilities of up to 10−2 and relies
only on nearest neighbour interactions. We will briefly
summarize how the implementation of the surface code
protects from errors, discuss how it can be implemented
with this two-dimensional array architecture and how it
can be used to perform fault-tolerant logic operations.
The surface code requires physical qubits to be placed
in a regular lattice, that we can decompose into one sub-
lattice holding so called data qubits and another sub-
lattice holding measure-X and measure-Z qubits. In our
architecture, two ions are trapped in each X-junction sec-
tion, as shown in Fig. 9. One ion is permanently placed
in the gate zone constituting the data qubit, the sec-
ond ion is alternatively a measure-X or measure-Z qubit,
placed in the readout zone and can be shuttled to the
four adjacent data qubits.
Measure-X and measure-Z qubits constantly monitor
the states of their four nearest neighbour data qubits.
The measure-Z qubits perform four successive CNOT
gates with the data qubits in their respective gate zones,
in the order displayed in Fig. 9, after which the state of
the measure-Z qubit is detected. The measure-X qubits
perform almost the same sequence, but an additional
Hadamard gate is applied to them before and after the
four CNOT gates. The measure qubit sequence is run si-
multaneously in a synchronized manner with all measure
qubits of the entire architecture and repeats itself over
and over again throughout the calculation. These se-
quences of four CNOT gates (two additional Hadamard
gates for Z-errors) are designed to perform parity checks
of the fourfold σx and σz operators that allows for er-
ror detection on the surface code. The eigenstates of the
FIG. 9. Small section of the scalable architecture illustrating
how data and measurement qubits interact with each other in
the gate zones to execute the surface code. Data qubits are
static and measurement qubits are shuttled to all adjacent
gate zones.
products are dependent on the four neighbouring data
qubits and all products commute with one another. If a
single data qubit of the array undergoes an error it will
result in eigenvalue flips of the two adjacent operators
and the error is identified by the surface code at the end
of the error chain. The error could then be corrected,
but an easier and more robust way is to merely store the
error information. The correction can then be performed
‘in software’, i.e., by translating the measurement results
at the end of execution into the appropriately modified
values.
Should ions be lost from the qubit space due to entering
a dark state, optical pumping is used to drive them back
to the qubit space and the net effect is then equivalent to
a qubit error of the form detected and corrected by the
code. Complete loss of a measure qubit due to collisions
with background gas is detected due to the periodic state
readout of these after each measurement cycle. When
such a loss is detected, the empty measure qubit site is
replenished with a new ion from one of the loading zones
by shifting all ions between the loading zones and the
empty measure site. The loss of a data qubit cannot be
detected directly, we therefore propose to use the measure
qubit as an indicator if a data qubit is present in the gate
zone or not.
When the measure qubit is shuttled into the gate zone,
it will experience different electric potentials if a data
qubit is present. If the data qubit is present, the two
ions occupy left and right potential minima, while if the
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data qubit ion is missing, the measure qubit will oc-
cupy the centre of the potential well. When shuttling
the measure qubit out of the gate zone a special poten-
tial well is applied that leaves measure qubits placed in
the centre of the well in the zone, while off-center mea-
sure qubits are extracted and the measurement cycle pro-
ceeds. The measure qubit replaces missing data qubits
automatically and is replenished in a later cycle using the
previously discussed method. Typically after a single ex-
ecution of the measurement cycle, the surface code cycle
is re-established.
In an arbitrarily sized two-dimensional array of qubits
protected by the surface code only a single unique quan-
tum state exists. To implement logical qubits in such
a protected array additional degrees of freedom need to
be added by turning off the readout carried out by two
measure-X or -Z qubits at a distance of a few sites [49].
Logical one- and two-qubit gates are implemented by
so-called braiding operations, which are described in
more detail in Ref. [49]. Braiding operations can be
implemented in our surface code protected architecture
by ’switching’ on and off multiple measure qubits in
such a way that they form paths (braids) that lead from
the measure qubits, defining one logical qubit, around
the measure qubits defining another logical qubit, and
back. After a complete cycle where the measure qubits
are switched on again along the same path, a logical
two-qubit gate is effectively implemented on the logical
qubits. While performing such a logical qubit gate, the
physical qubits in the array do not have to perform any
additional operations then the ones required for the er-
ror correction cycle. Regions of the lattice forming the
defects only have to be switched off, which corresponds
to data qubits remaining in their gate zone and measure
qubits are ‘parked’ in their readout zone. The defect re-
gions are not constant in space/time for the entire logic
operations and therefore the regions will be switched on
and off at different times, depending on the topological
geometry of the circuit. When a region is switched back
on the error correction cycle is resumed and the physical
qubits perform their designated operations again.
Non-Clifford single qubit pi/8 Z-rotations are the most
challenging operations to implement with the surface
code. In Ref. [49], it is proposed to implement
these single-qubits gates by performing logical two-qubit
CNOT gates using ancilla qubits which are logical qubits
initialized in states of the form |0〉L + eipi/4|1〉L. Logi-
cal qubits can not be directly initialized to such a state
performing only logical gate operations. It was therefore
proposed [49] to perform the required rotations on the
physical state of one data qubit. The data qubit state
is then ‘injected’ into an error corrected logical qubit.
Simplistically, a logical qubit consisting of only one data
qubit is created and the rotation is performed on the data
qubit state defining the logical qubit state. Afterwards
the logical qubit is ‘grown’ to achieve the desired fault tol-
erance again. Although the initialized state is now error
protected, the original operation creating the state was
performed on a physical qubit and does not have a low
enough error probability for performing computationally
hard problems. Therefore it is necessary to create mul-
tiple logical qubits with the same injected states and to
use an error correction code like the Steane code to dis-
till them to high-fidelity. The Steane code is implemented
using the surface code logical qubit operations and pro-
duces logical ancilla qubits, which are needed in large
numbers. While their production with adequate preci-
sion is the most challenging operation (it is estimated to
occupy more than 90% of all physical qubits of the sys-
tem [49]), the physical qubits do not have to perform any
additional or more complex operations compared to the
standard error correction cycle.
By implementing and amending the surface code
scheme as outlined above to accommodate one measure
and one data qubit ion in each X-junction of our archi-
tecture, we have the necessary ingredients to employ the
scheme analyzed in detail in [49]. We assume the same
gate and memory error probability of 0.1%, which can be
achieved when implementing the microwave gate scheme
[12] with the proposed magnetic field gradient. Based
on the same scheme we can give quantitative estimates
on the system size and processing time for a machine
that solves a relevant, hard problem, such as the Shor
factoring of a 2048 bit number. For the calculations we
assume a single qubit gate time of 2.5 µs, a measurement
time of 25 µs and total error correction cycle time, which
includes shuttling and two qubit gates times, of around
125µs. Based on these numbers, performing a 2048 bit
number Shor factorisation will take on the order of 110
days and require a system size of 109 trapped ions. Shor
factoring of a 1024 bit number will take on the order of
14 days. Both of these factorizations will require almost
the same amount of physical qubits as the required pace
of the ancilla qubit generation is the same for a 2048 bit
and a 1024 bit factorization. Trapping 109 ions will re-
quire 15× 15 vacuum chambers occupying an area of ca
67.5× 67.5 m2.
We believe that these numbers are very encouraging,
and we are confident that further improvements to the
error correction code could bring down the overhead of
performing such a calculation by up to an order of mag-
nitude. Assuming that it will also be possible to reduce
the error rate of each quantum operation below 0.01%,
it would be possible to perform the 2048 bit number fac-
torization in approximately 10 days, requiring on the
order of 3 · 108 ions. In addition one could implement
medium-range shuttling, of approximately 30 junctions,
which could lead to a further reduction of the required
qubits to 3 · 106 ions or 1.5 · 106 X-junctions. These im-
provements could be implemented without major changes
to the modules or the architecture and all required qubits
would fit into four vacuum chambers.
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CONCLUSION
The presented blueprint for a scalable trapped-ion
quantum computer module combines the advantages of
microwave-based quantum gates with on-chip control
electronics, which not only generate voltages to perform
shuttling operations but also control all quantum infor-
mation operations. When placed in a vacuum system,
which supplies the modules with static and RF voltages,
coolant and global laser and long-wavelength radiation
fields, each module can work as a small stand-alone quan-
tum computer. Local adjustable magnetic fields in com-
bination with a small number of global long-wavelength
radiation fields can be used for selective addressing of
arbitrarily many qubits in parallel [12]. This has the
critical advantage of replacing thousands or millions of
laser beams required in previously proposed architectures
[9, 10] with only a few global microwave fields, making
this technology an efficient engineering solution to con-
struct a large-scale universal quantum computer.
To go beyond a single module and scale to an arbi-
trarily large quantum computer we propose an align-
ment system which makes it possible to accurately align
modules with their adjacent ones. The resulting system
features nearest neighbour ion-ion interactions spanning
across the entire architecture, making it suitable for the
surface error correction code. By adding photonic inter-
connect regions, which poses a minor adjustment to the
blueprint, the modules can also be used in alternative
scalable quantum computing architectures.
We have described an engineering blueprint for a
microwave-based trapped-ion quantum computer based
on modules that are connected via ion shuttling, form-
ing a scalable quantum computer architecture. The pro-
posed modules combine the advantages of microwave-
based quantum gates with local offset B-fields to remove
the correlation between the number of qubits in the quan-
tum computer and the required number of radiation fields
to perform the quantum logic operations. We have shown
how the surface error correction code can be implemented
in this architecture and have given an estimate of the sys-
tem size and execution time required to perform a 2048
and 1024 bit number Shor factorization in this scalable
architecture.
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SUPPLEMENTARY MATERIALS
The electric potential experienced by the ion when
shuttled through junctions and between physically sepa-
rate modules (Fig. 7) was simulated using the ‘Essential
Numerical Tools Packages‘ by Kilian Singer and using
Wolfram Mathematica. Calculations for system sizes and
calculation speeds using the error correction code were
based on the work presented in [49].
Calculations for power dissipation and thermal gradi-
ents of the scalable modules were performed, assuming a
10 A current is passed through the narrowest wire section
30 × 60 µm2. The wires are made of copper, for which
the electrical resistivity is assumed to be 2 nΩ·m [44] and
the thermal conductivity to be κ ∼482 W/(m· K) at 100
K. The copper wires are embedded in a silicon substrate
with a thermal conductivity of κ ∼1000 W/(m· K) at 100
K [43] using a thin (50 nm) titanium layer for adhesion
with a thermal conductivity of κ ∼ 31 W/(m· K) at 100
K. Assuming the heat spreads inside the 10 mm thick
silicon stacked wafers at an angle of at least 36.5 degree
[50] the temperature difference between the copper wires
and the micro-channel made of silicon placed at the bot-
tom of the stacked wafers was calculated to be less than
1 K.
Before one can calculate the total temperature differ-
ence between the copper wires and coolant we need to de-
termine the total power dissipation that has to be cooled
by the microchannel cooler. To calculate the power dissi-
pated by the currents passing through one X-junction we
assumed that there are two copper wires with an average
width of 125 µm, a height of 30 µm and a length of 2.5
mm. The resulting total power dissipation contribution
from wires at 100 K is ∼ 0.3 W for one X-junction sec-
tion and ∼ 350 W per module. The power dissipation of
the DACs and electronics were estimated based on room
temperature values given for an example DAC, AD5370
(∼ 0.3 W) and result in an additional ∼ 350 W of power
dissipation. Control electronics and RF power dissipa-
tion of each module was estimated to be ∼ 300 W in to-
tal, based on power dissipation values for FPGAs and RF
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simulations. The total power dissipation will therefore be
on the order of 1000 W and the power density per mod-
ule will be ∼ 0.12 W/mm2, which is significantly lower
then a modern CPU (Intel Ivy Bridge 4C has a power
dissipation of ∼0.5 W/mm2). All of these estimates are
based on room temperature values and are expected to
be significantly lower when operated at <100 K.
Assuming the built-in micro-channel cooler achieves
a comparable heat transfer coefficient between cooler
and coolant to the one published in Ref. [45] of
>0.1 W/(mm2·K) the total temperature difference will
be lower than 2 K. Based on the anticipated temperature
of the coolant of <70 K, the resulting surface tempera-
ture of the module is expected to be ∼72 K.
